Abstract-Polar codes asymptotically achieve the symmetric capacity of memoryless channels, yet their error-correcting performance under successive-cancellation (SC) decoding for short and moderate length codes is worse than that of other modern codes such as low-density parity-check (LDPC) codes. Of the many methods to improve the error-correction performance of polar codes, list decoding yields the best results, especially when the polar code is concatenated with a cyclic redundancy check (CRC). List decoding involves exploring several decoding paths with SC decoding, and therefore tends to be slower than SC decoding itself, by an order of magnitude in practical implementations. This is the second in a two-part series of papers on unrolled polar decoders. Part I focuses on hardware SC polar decoders. In this paper (Part II), we present a new algorithm based on unrolling the decoding tree of the code that improves the speed of list decoding by an order of magnitude when implemented in software. Furthermore, we show that for software-defined radio applications, our proposed algorithm is faster than the fastest software implementations of LDPC decoders in the literature while offering comparable errorcorrection performance at similar or shorter code lengths.
I. Introduction
Polar codes, proposed by Arıkan [1] , exploit the channel polarization phenomenon to achieve the symmetric capacity of memoryless channels as the code length N → ∞ using the lowcomplexity successive-cancellation (SC) decoding algorithm. Their error-correction performance, however, is mediocre for codes of short and moderate lengths (a few thousand bits) and is worse than that of other modern codes, such as low-density parity-check (LDPC) codes.
To improve the finite-length performance of successivecancellation decoding of polar codes, list decoding was proposed by Tal and Vardy [2] . The improvement due to list decoding is significant for low signal-to-noise ratios (SNR), but decreases as the channel conditions improve. Concatenating the polar code with a cyclic redundancy check (CRC) as an outer code, and using the CRC to select from among the candidates provided by the list decoder provides significant improvements to the error-correction performance that persist even as the channel improves [3] . Polar codes with CRC under list decoding ("list-CRC") have been shown to be able to exceed the error-correcting performance of LDPC codes of similar length [3] .
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However, list-CRC decoding comes with a downside. The sequential "bit-by-bit" decoding order of the SC algorithm imposes a constraint on the speed of practical implementations, which becomes more apparent with increasing list size L. The complexity of SC decoding is O(N log N), however a list decoder has a higher complexity of O(LN log N). The result is that practical hardware and software implementations of list decoders have low throughput: hardware implementations to date have been limited to under 300 Mbps, one order of magnitude lower than the fastest SC decoder hardware [4] , which achieves information throughout of 1.0 Gbps at 100 MHz in FPGA. The fastest belief propagation polar decoder in literature achieves 2.34 Gbps at 300 MHz in 65nm CMOS [5] . Reported hardware list decoder implementations achieve coded throughputs of 285 Mbps at 714 MHz for N = 1024 and L = 2 [6] , and 220 Mbps at 558 MHz for N = 1024 and L = 2 [7] .
The key to increasing the speed of SC decoders is to break the serial constraint imposed by successive cancellation. Almadar-Yazdi and Kschischang recognized that certain decoding steps in SC decoding were redundant for certain groups of bits that could instead be estimated simultaneously, given appropriate implementations [8] . In their approach, called simplified successive cancellation (SSC), groups of frozen bits do not need to be explicitly decoded, since their values are already known (usually zero), and groups of information bits can be estimated by thresholding, instead of serial successive cancellation. When viewing the polar code in a tree representation, it is easy to see that the code is a concatenation of smaller codes. Groups of frozen bits can be viewed as comprising a "Rate-0" code and information bit groups are a "Rate-1" code.
Later work further increased the speed of SC decoding by parallel decoding some of the other "Rate-R" codes in the tree [4] , [9] . The Fast-SSC algorithm in [4] considers a variety of different constituent codes, such as single-parity-check and repetition codes, decoding them with parallel hardware, estimating several bits per clock cycle.
Polar codes were also shown to be well suited for fast software SC decoder implementations [10] , [11] , and [12] , using single-instruction multiple-data (SIMD) instructions to parallelize the decoding process. The decoder in [10] employs inter-frame parallelism, decoding many frames in parallel, to achieve information throughput of 2.2 Gbps and latency of 26 µs. An alternate approach using intra-frame parallelism targeting low-latency implementations was used by [12] to reach an information throughput up to 1.3 Gbps and 1 µs latency. This is the second in a two-part series of papers on unrolled polar decoders. In Part I, we describe how unrolling the main decoding loop leads to very high speed (hundreds of Gbps) pipelined hardware architectures for SC decoders. In a similar fashion, software unrolling exposes parallelism amongst the core decoding functions and is the basis for the implementation in this paper (Part II), where we show how to increase the speed of polar list software decoders by an order of magnitude. More precisely, we show how to apply the concepts from the Fast-SSC algorithm to list decoding and then obtain further speedups by unrolling the main decoding loop.
This work expands and improves on previous conference publications [11] and [13] . The algorithm in this paper has been reformulated in terms of log-likelihood ratios (LLRs), which yields speed improvements over the preliminary work in [11] . Furthermore, the conference paper implemented a list decoding algorithm based on SSC decoding (list-SSC), while this work considers elements from the Fast-SSC algorithm (list-Fast-SSC), yielding further performance improvements. Finally, unrolling [13] is applied to list decoders in this work. The results show that our improved list decoding algorithm results in a speedup of 11.9 times compared to LLR-based list-SC decoding.
In Section II, we review the construction of polar codes and the list-CRC and the Fast-SSC decoding algorithms. We describe how to generate a software polar decoder amenable to vectorization in Section II-D. Section III introduces the proposed list decoding algorithm and a software implementation is described in Section IV. The speed and error-correction performance of the proposed decoder are studied in Section VI and compared to those of LDPC codes of the 802.3an [14] and 802.11n [15] standards in Section VII.
II. Background

A. Polar Codes
A polar code of length N is constructed recursively from two polar codes of length N/2. successive-cancellation (SC) decoding provides a bit estimateû i using the channel output y N−1 0 and the previously estimated bitsû i−1 0 according tô
As N → ∞, the probability of correctly estimating a bit approaches 1 or 0.5. This is the channel polarization phenomenon that is exploited by polar codes, which use reliable bit locations to store information bits and set the unreliable, called frozen, bits to zero. As a result, when the SC decoder is estimating a bit u i , it is zero if the bit is frozen, or is calculated according to (1) . Fig. 1a shows the graph of an (8, 4) polar code where frozen bits are labeled in gray and information bits in black. The SC decoder can also be viewed as a tree that is traversed depth first. Such a tree is illustrated in Fig. 1b , where each sub-tree corresponds to a constituent code. The white nodes correspond to frozen bits, and the black ones to information bits. The gray nodes represent the concatenation operations combining two constituent codes.
Two types of messages are passed along the edges of the tree in the decoder: soft reliability values α, and hard bit estimates β . When a node corresponding to a constituent code of length N v receives the reliability values from its parent, represented using LLRs, the output to its left child is calculated according to the F function:
Once the output of the left child β l is available the message to right one is calculated using the G function
Finally, when β r is known, the node's output is computed as
where ⊕ is an XOR operation and we refer to the operation as the Combine operation. The output β v of a frozen node is always zero, and is calculated using threshold detection for an information node:
B. List-CRC Decoding
When estimating an information bit, a list decoder continues decoding along two paths, the first assumes that '0' was the correct bit estimate, and the second '1'. Therefore at every information bit, the decoder doubles the number of possible outcomes up to a predetermined limit L. When the number of paths exceeds L, the list is pruned by retaining only the L most reliable paths. When decoding is over, the estimated codeword with the largest reliability metric is selected as the decoder output. It was observed in [3] that using a CRC as metric for selecting the final decoder output, increased the error-correction performance significantly. In addition, the CRC enables the use of a adaptive decoder where the list size starts at two and is gradually increased until the CRC is satisfied or a maximum list size is reached [16] .
Initially, polar list decoders used likelihood [3] and loglikelihood values [17] to represent reliabilities. Later, loglikelihood ratios (LLRs) were used in [7] to reduce the amount of memory used by a factor of two and to reduce the processing complexity. In addition to the messages and operations presented in Section II-A, the algorithm of [7] stores a reliability metric PM i l for each path l that is updated for every estimated bit i according to:
It is important to note that the path metric is updated when encountering both information and frozen bits.
C. Fast-SSC Decoding
The SC decoder traverses the code tree until reaching leaf nodes corresponding to codes of length one before estimating a bit. This was found to be superfluous as the output of subtrees corresponding to constituent codes of rate 0 or rate 1 of any length can be estimated without traversing their sub-trees [8] . The output of a rate-0 node is known a priori to be an all-zero vector of length N v ; while that of rate-1 can be found by applying threshold detection element-wise on α v so that
The Fast-SSC algorithm utilizes low-complexity maximumlikelihood (ML) decoding algorithms to decode constituent repetition and single-parity check (SPC) codes instead of traversing their corresponding sub-trees [4] , [9] .
The ML-decision for a repetition code is
The SPC decoder performs threshold detection (7) on its output to calculate the intermediate value HD. The parity of HD is calculated using modulo-2 addition and the least reliable bit is found according to
The final output of the SPC decoder is
Fig . 2 shows a Fast-SSC decoder tree for the (8, 4) code, indicating the messages passed in the decoder and the operations used to calculate them.
The Fast-SSC decoder and its software implementation [12] utilize additional specialized constituent decoders that are not used in this work. In addition, the operations mentioned in this section and implemented in [12] present a single output and therefore cannot be applied directly to list decoding. In this work, we will show how they are adapted to present multiple candidates and used in a list decoder. 
D. Unrolling Software Decoders
The software list decoder in [11] is run-time configurable, i.e. the same executable is capable of decoding any polar code without recompilation. While flexible, this limits the achievable decoding speed. In [13] , it was shown that generating a decoder for a specific polar code yielded significant speed improvement by replacing branches with straight-line code and increasing the utilization of SIMD instructions. This process is managed by a developed CAD tool that divides the process into two parts: decoder tree optimization, and C++ code generation.
For the list decoder in this paper we applied this optimization tool using a subset of the nodes available to the complete Fast-SSC algorithm: Rate-0 (Frozen), Rate-1 (information), repetition, and SPC nodes. The decoder tree optimizer traverses the decoder tree starting from its root. If a sub-tree rooted at the current node has a higher decoding latency than an applicable Fast-SSC node, it is replaced with the latter. If there are not any Fast-SSC nodes that can replace the current tree, the optimizer moves to the current node's children and repeats the process.
Once the tree is optimized, the corresponding C++ code is generated. All functions are passed the current N v value as a template parameter, enabling vectorization and loop unrolling.
Listings 1 and 2 show a loop-based decoder and an unrolled one for the (8, 4) code in Fig. 2 , respectively. In the loopbased decoder, both iterating over the decoding operations and selecting an appropriate decoding function (called an operation processor) to execute involve branches. In addition, the operation processor does not know the size of the data it is operating on at compile-time; and as such, it must have another loop inside. The unrolled decoder can eliminate these branches since both the decoder flow and data sizes are known at compile-time.
III. Proposed List-Decoding Algorithm
When performing operations corresponding to a rate-R node, a list decoder with a maximum list size L performs the operations F (2), G (3), and Combine (4) on each of the paths independently. It is only at the leaf nodes that interaction
between the paths occurs: the decoder generates new paths and retains the most reliable L ones. A significant difference between the baseline SC-list decoder and the proposed algorithm is that each path in the former generates two candidates, whereas in the latter, the leaf nodes with sizes larger than one can generate multiple candidates for each path.
All path-generating nodes store the candidate path reliability metrics in a priority queue so that the worst candidate can be quickly found and replaced with a new path when appropriate. This is an improvement over [11] , where path reliability metrics were kept sorted at all times by using a red-black (RB) tree. The most common operation in candidate selection is locating the path with the minimum reliability, which is an O(log L) operation in RB-trees, the order of the remaining candidates is irrelevant. A heap-backed priority queue provides O(1) minimum-value look up and O(log L) insertion and removal, and is therefore more efficient than an RB tree for the intended application.
Rate-0 nodes do not generate new paths; however, like their length-1 counterparts in SC-list decoding [7] , they alter path reliability values. In [7] , the path metric was updated according to
This can be extended to rate-0 nodes of length > 1 so that
where t is the leaf-node index.
In this section, we describe how each of the remaining nodes generates its output paths and calculates the corresponding reliability metrics. The process of retaining the L most reliable paths is described in Algorithm 3. Performing the candidate selection in two passes and storing the ML decisions first are necessary to prevent candidates generated by the first few paths from overwriting the input for later ones.
A. Rate-1 Decoders
A decoder for a length N v rate-1 constituent code can provide up to 2 N v candidate codewords. This approach is impractical as it scales exponentially in N v . Furthermore, our simulations showed that not all candidates need to be tested. Instead, we use the low-complexity candidate-enumeration method of Chase decoding [18] .
The maximum-likelihood decoding rule for a rate-1 code is (7). Additional candidates are generated by flipping the least 
B. SPC Decoders
The ML decision of an SPC decoder is calculated according to (9) . The associated path reliability is
When generating the candidate paths, simulation results, presented in Section VI, showed that flipping combinations of the four least-reliable bits caused only a minor degradation in error-correction performance for L < 16 and SPC code length > 4. The error-correction performance change was negligible for smaller L values. Increasing the number of least-reliable bits under consideration decreased the decoder speed to the point where ignoring SPC codes of length > 4 yielded a faster decoder.
We define q as an indicator function so that q = 1 when the parity check is satisfied and 0 otherwise. Using this notation, the reliabilities of the remaining candidates are
These reliability values correspond to flipping an even number of bits compared to the ML decision so that the singleparity check constraint remains satisfied. Applying this rule when the input already satisfies the SPC constraints generates candidates where no bits are flipped, two bits are flipped, and four bits are flipped. Otherwise, one and three bits are flipped.
As will be shown via simulation results in Section VI, for SPC codes of length > 4 and L = 2, only the candidates corresponding to the ML decision, PM 
C. Repetition Decoders
A repetition decoder has two possible outputs: the all-zero and the all-one codewords whose reliabilities are
where PM t 0 and PM t 1 are the path reliability values corresponding to the all-zero and all-one codewords, respectively. The all-zero reliability is penalized for every input corresponding to a 1 estimate, i.e. negative LLR; and the all-one for every input corresponding to a 0 estimate.
The ML decision is found according to arg max i (PM t i ), which is the same as performing (8) .
IV. Implmentation
In this section we describe the methods used to implement our proposed algorithm on an x86 CPU supporting SIMD instructions. We created two versions: one for CPUs that support the AVX instructions, and the other using SSE for CPUs that do not. For brevity, we only discuss the AVX implementation when both implementations are similar. In cases where they differ significantly, both implementations are presented.
We use 32-bit floating-point (float) to represent the binaryvalued β , in addition to the real-valued α, since it improves vectorization of the g operation as explained in Section IV-C.
A. Memory Layout for α Values
Memory is organized into stages: the input to all constituent codes of length N v is stored in stage S log 2 N v . Due to the sequential nature of the decoding process, only N v values need to be stored for a stage since new old values are discarded when new ones are available. For example, the input to SPC node of size 4 in Fig. 2 , will be stored in S 2 , overwriting the input to the repetition node of the same size.
When using SIMD instructions, memory must be aligned according the SIMD vector size: 16-byte and 32-byte boundaries for SSE and AVX, respectively. In addition, each stage is padded to ensure that its size is at least that of the SIMD vector. Therefore, a stage of size N v is allocated max(N v , V ) elements, where V is the number of α values in a SIMD vector, and the total memory allocated for storing α values is
elements; where the values in stage S log 2 N are the channel reliability information that are shared among all paths and L is the list size. During the candidate forking process at a stage S i , a path p is created from a source path s. The new path p shares all the information with s for stages ∈ [S log N , S i ). This is exploited in order to minimize the number of memory copy operations by updating memory pointers when a new path is created [3] . For stages ∈ [S 0 , S i ], path p gets its own memory since the values stored in these stages will differ from those calculated by other desecndents of s.
B. Memory Layout for β Values
Memory for β values is also arranged into stages. However, since calculating β v (4) requires both β l and β r , values from left and right children are stored separately and do not overwrite each other. Once alignment and padding are accounted for, the total memory required to store β values is
As stage S log N stores the output candidate codewords of the decoder, which will not be combined with other values, only L, instead of 2L, memory blocks are required. Stored β information is also shared by means of memory pointers. Candidates generated at a stage S i share all information for stages ∈ [S 0 , S i ).
C. Rate-R and Rate-0 Nodes
Exploiting the sign-magnitude floating-point representation defined in IEEE-754, allows for efficient vectorized implementation of the f operation (2) . Extracting the sign and calculating the absolute values in (2) become simple bit-wise AND operations with the appropriate mask.
The g operation can be written as
If we use β ∈ {+0.0, −0.0} instead of {0, 1}, the g operation (3) can be implemented as
Replacing the multiplication ( * ) with an XOR (⊕) operation in (11) is possible due to the sign-magnitude representation of IEEE-754. Listing 4 shows the corresponding AVX implementations, originally presented in [12] , [13] , of the f and g functions using the SIMD intrinsic functions provided by GCC. For clarity of exposition, m256 is used instead of m256 and Rate-0 decoders set their output to the all-zero vector using store instructions. The path reliability (PM) calculation (10) is implemented as in Listing 5.
Listing 4 Vectorized f and g functions
template<unsigned int N v > void G(α * α in , α * α out , β * β in ) { for (unsigned int i = 0; i < N v /2; i += 8) { m256 α l = load ps(α in + i); m256 α r = load ps(α in + i + N v /2); m256 β l = load ps(β in + i); m256 α ′ l = xor ps(β l , α l ); m256 α o = add ps(α r , α ′ l ); store ps(α out + i, α o ); } } template<unsigned int N v > void F(α * α in , α * α out ) { for (unsigned int i = 0; i < N v /2; i += 8) { m256 α l = load ps(α in + i); m256 α r = load ps(α in + i + N v /2);m256
D. Rate-1 Nodes
Since β ∈ {+0.0, −0.0} and α values are represented using sign-magnitude notation, the threshold detection in (7) is performed using a bit mask (SIGN MASK).
Sorting networks can be implemented using SIMD instructions to efficiently sort data on a CPU [19] . For rate-1 nodes of length 4, a partial sorting network (PSN), implemented using SSE instructions, is used to find the two least reliable bits. For longer constituent codes, the reliability values are reduced to two SIMD vectors: the first, v 0 containing the least reliable bit and the second, v 1 , containing the least reliable bits not included in v 0 . When these two vectors are partially sorted using the PSN, min 2 will be either the second least-reliable bit in v 0 or the least-reliable bit in v 1 .
E. Repetition Nodes
The reliability of the all-zero output PM 
F. SPC Nodes
For SPC decoders of length 4, all possible bit-flip combinations are tested; therefore, no sorting is performed on the bit reliability values. For longer codes, a sorting network is used to find the four least-reliable bits. When L = 2, only the two least reliable bits need to be located. In that case, a partial sorting network is used as described in Section IV-D.
Since the SPC code of length 2 is equivalent to the repetition code of the same length, we only implement the latter.
V. Adaptive Decoder
The concatenation with a CRC provides a method to perform early termination analogous to a syndrome check in belief propagation decoders. In [16] , this was used to gradually increase the list size. In this work, we first decode using a Fast-SSC polar decoder, and if the CRC is not satisfied, switch to the list decoder with the target L max value. The latency of this adaptive approach is
where L(L) and L(F) are the latencies of the list and Fast-SSC decoders, respectively. The improvement in throughput stems from the Fast-SSC having lower latency than the list decoder. Once the frameerror rate (FER F ) at the output of the Fast-SSC decreases below a certain point, the overhead of using that decoder is compensated for by not using the list decoder. The resulting information throughput in bit/s is
Determining whether to use adaptive decoder depends on the expected channel conditions and the latency of the list decoder as dictated by L max . This is demonstrated in the comparison with the LDPC codes in Section VII.
VI. Performance
A. Methodology
All simulations were run on a single core of an Intel i7-2600 CPU with a base clock frequency of 3.4 GHz and a maximum turbo frequency of 3.8 GHz. Software-defined radio (SDR) applications typically use only one core for decoding, as the other cores are reserved for other signal processing functions [20] . The decoder was inserted into a digital communication link with binary phase-shift keying (BPSK) and an additive white Gaussian noise (AWGN) channel with random codewords.
Throughput and latency numbers include the time required to copy data to and from the decoder and are measured using the high precision clock from the Boost Chrono library. We report the decoder speed with turbo frequency boost enabled, similar to [21] . We use the term polar-CRC to denote the result of concatenating a polar code with a CRC. This concatenated code is decoded using a list-CRC decoder. The dimension of the polar code is increased to accommodate the CRC while maintaining the overall code rate; e.g. a (1024, 512) polar-CRC code with an 8-bit CRC uses a (1024, 520) polar code.
B. Choosing a Suitable CRC Length
Using a CRC as the final output selection criterion significantly improves the error-correction performance of the decoder. The length of the chosen CRC also affects the errorcorrection performance depending on the channel conditions. Fig. 3 demonstrates this phenomenon for an (1024, 860) polar-CRC code using 8-and 32-bit CRCs and L = 128. The figure shows that the performance is better at lower E b /N 0 values when the shorter CRC is used. The trend is reversed for better channel conditions where the 32-bit CRC provides an improvement > 0.5 dB compared to the 8-bit one.
Therefore, the length of the CRC can be selected to improve performance for the target channel conditions.
C. Error-Correction Performance
The error-correction performance of the proposed decoder matches that of the SC-List decoder when no SPC constituent decoders of lengths greater than four are used. The longer SPC constituent decoders, denoted SPC-8+, only consider the four least-reliable bits in their inputs. This approximation only affects the performance when L > 2. Fig. 4 illustrates this effect by comparing the FER of different list sizes with and without SPC-8+ constituent decoders, labeled Dec-SPC-4 and Dec-SPC-4+, respectively. Since for L = 2, the SPC constituent decoders do not affect the error-correction performance, only one graph is shown for that size. As L increases, the FER degradation due to SPC-8+ decoders increases. The gap is < 0.1 dB for L = 8, but grows to ≈ 0.25 dB when L is increased to 32. These results were obtained with a CRC of While using SPC-8+ constituent decoders degrade the errorcorrection performance for larger L values, they decrease decoding latency as will be shown in the following section. Therefore, the decision regarding whether to employ them or not depends on the target FER and list size.
D. Latency and Throughput
To determine the latency improvement due to the new algorithm and implementation, we compare in Table I two unrolled decoders with an LLR-based SC-list decoder implemented according to the method described in [7] . The first unrolled decoder does not implement any specialized constituent decoders and is labeled "unrolled SC-list". While the other, labeled "unrolled Dec-SPC-4," implements all the constituent decoders described in this work, limiting the length of the SPC ones to four. We observe that unrolling the SClist decoder decreases decoding latency by more than 50%. Furthermore, using the rate-0, rate-1, repetition, and SPC-4 constituent decoders decreases the latency to between 63% (L = 2) and 18.9% (L = 32) that of the unrolled SC-list decoder. The speed improvement gained by using the proposed decoding algorithm and implementation compared to SC-list decoding varies between 18.4 and 11.9 times at list sizes of 2 and 32, respectively. 1 The impact of unrolling the decoder is more evident for smaller list sizes; whereas the new constituent decoders play a more significant role for larger lists. Table I also shows the latency for the proposed decoder when no restriction on the length of the constituent SPC decoders is present, denoted "Unrolled Dec-SPC-4+". We note that enabling these longer constituent decoder decreases latency by 14% and 18% for L = 2 and 8, respectively. Due to the significant loss in error-correction performance, we do not recommend using the SPC-8+ constituent decoders for L > 8 and therefore do not list the latency of such a decoder configuration.
The throughput of the proposed decoder decreases almost linearly with L. For L = 32 with a latency of 433 µs, the information throughput is 4.0 Mbps. As mentioned in Section V, throughput can be improved using adaptive decoding where a Fast-SSC decoder is used before the list decoder. The throughput results for this approach are shown for L = 8 and L = 32 in Table II . As E b /N 0 increases, the Fast-SSC succeeds more often and the impact of the list decoder on throughput is decreased, according to (13) , until it is becomes negligible as can be observed at 4.5 dB where the throughput for both L = 8 and 32 is the same.
VII. Comparison with LDPC Codes
A. Comparison with the (2048, 1723) LDPC Code
We implemented a scaled min-sum decoder for the (2048, 1723) LDPC code of [14] . To the best of our knowledge, this is the fastest software implementation of decoder for this code. We used early termination and maximum iteration count of 10. To match the error-correction performance at the same code length, an adaptive polar list-CRC decoder with a list size of 32 and a 32-bit CRC was used as shown in Fig. 4 . Table III presents the results of the speed comparison between the two decoders. It can be observed that the proposed polar decoder has lower latency and higher throughput throughout the entire E b /N 0 range of interest. The throughput advantages widens from seven to 78 times as the channel conditions improve from 3.5 dB to 4.5 dB. The LDPC decoder has three times the latency of the polar list decoder. 
B. Comparison with the 802.11n LDPC Codes
The fastest software LDPC decoders in literature are those of [21] , which implement decoders for the 802.11n standard [15] using the same Intel Core i7-2600 as this work.
The standard defines three code lengths: 1944, 1296, 648; and four code rates: 1/2, 2/3, 3/4, 5/6. The work in [21] implements decoders for codes of length 1944 and all four rates using a layered offset-min-sum decoding algorithm with five iterations. Fig. 5 shows the FER of these codes using a 10-iteration, flooding-schedule offset min-sum decoder that yields slightly better results than the five iteration layered decoder [21] . The figure also shows the FER of polar-CRC codes (with 8-bit CRC) of the same rate, but shorter: N = 1024 instead of 1944. As can be seen in the figure, when these codes were decoded using a list CRC decoder with L = 2, their FER remained within 0.1 dB of the LDPC codes. Specifically, for all codes but the one with rate 2/3, the polar-CRC codes have better FER than their LDPC counterparts down to at least FER = 2×10 −3 . For a wireless communication system with retransmission such as 802.11, this constitutes the FER range of interest. These results show that the FER of N = 1024 is sufficient and that it is unnecessary to use longer codes to improve it further.
The latency and throughput of the LDPC decoders are calculated for when 524,280 information bits are transferred using multiple LDPC codewords in [21] . Table IV compares the speed of LDPC and polar-CRC decoders when decoding that many bits on an Intel Core i7-2600 with turbo frequency boost enabled. The latency comprises the total time required to decode all bits in addition to copying them from and to the decoder memory. The results show that the proposed list-CRC decoders are faster than the LDPC ones. The decoder in [21] meets the minimum throughput requirements set in [15] for codes of rate 1/2 and for two out of three cases when the rate is 3/4 (MCS indexes 2 and 3). Our proposed decoder meets the minimum throughput requirements at all code rates. This shows that in this case, a software polar list decoder obtains higher speeds and similar FER to the LDPC decoder, but with a code about half as long. It should be noted that neither decoder employs early termination: the LDPC decoder in [21] always uses 5 iteration, and the list-CRC decoder does not utilize adaptive decoding.
VIII. Conclusion
In this work, we described an algorithm to significantly reduce the latency of polar list decoding, by an order of magnitude compared to the prior art when implemented in software. We also showed that polar list decoders may be suitable for software-defined radio applications as they can achieve high throughput, especially when using adaptive decoding. Furthermore, when compared with state-of-the art LDPC software decoders from wireless standards, we demonstrated that polar codes could achieve at least the same throughput and similar FER, while using significantly shorter codes. Future work will focus on implementing unrolled list decoders as applicationspecific integrated circuits (ASIC), which we expect to have throughput approaching 1 Gbps.
